



As a Cadence application engineering intern, you will not only get new technical knowledge and strong experience with our EDA tools, but also learn how a company like Cadence works, what internal processes exist, and how to efficiently work with your colleagues, and how we interact with our customers. In this unique and prominent position, you will take a versatile role, gaining a lot of expertise in different contexts.

### Where are internships located?

Internship opportunities are offered throughout many Cadence US offices including, but not limited to, San Jose and Irvine, CA; Dallas and Austin, TX; and Chelmsford, MA.

### What opportunities are offered?

Students will find opportunities in Application Engineering areas such as:

- Physical Design
- Hardware Design
- Functional and Formal Verification
- Design for Test
- Timing

- Synthesis
- Design for Manufacturing
- FPGA or Mixed-Signal/Analog Design
- Physical IC Layout
- Board-Level Design
- Signal Integrity/Package

# How long is an internship?

Average duration of an internship is three to six months. Cadence offers internship opportunities throughout the year, with most positions available now until summer.

#### What benefits do interns receive?

- Real-world work experience and research opportunities
- Exposure to EDA and semiconductor IP technology
- Opportunity to work with engineering and business experts
- Competitive salary

## Who qualifies as an intern?

EE, CS, CE, Physics, or Math graduate students (Masters or PhD) who are enrolled at least half-time at an accredited college or university, or who have graduated within six months of the internship opportunity.\*

## How to apply?

If you are interested in this position, please send your resume and a short letter of introduction to interns@cadence.com.

<sup>\*</sup>Students must provide proof of enrollment in an accredited US college or university program upon request prior to employment. Candidates currently on student visas (with Available Practical Training) are also encouraged to apply. Must have a GPA of 3.65 or higher, with major course of study in an EE, CS, CE, Physics, or Math curriculum. Must have excellent English language communication skills, including written, verbal, and presentation.

<sup>© 2014</sup> Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are properties of their respective holders.